Algorithms for optimizing, two-dimensional symbolic layout compaction
- 1 April 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (4) , 451-466
- https://doi.org/10.1109/43.3180
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- FLOSS: an approach to automated layout for high-volume designsPublished by Association for Computing Machinery (ACM) ,1988
- Generating incremental VLSI compaction spacing constraintsPublished by Association for Computing Machinery (ACM) ,1987
- A Subjective Review of CompactionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Graph-Optimization Techniques for IC Layout and CompactionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- An algorithm for optimal two-dimensional compaction of VLSI layoutsIntegration, 1983
- Dumbo, A Schematic-to-Layout CompilerPublished by Springer Nature ,1983
- Data Structures and Network AlgorithmsPublished by Society for Industrial & Applied Mathematics (SIAM) ,1983
- MULGA-An Interactive Symbolic Layout System for the Design of Integrated CircuitsBell System Technical Journal, 1981
- SLIP: symbolic layout of integrated circuits with compactionComputer-Aided Design, 1978
- Computer-Aided Preliminary Layout Design of Customized MOS ArraysIEEE Transactions on Computers, 1971