Multicomputers: message-passing concurrent computers

1 August 1988

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer

Vol. 21 (8) , 9-24
https://doi.org/10.1109/2.73

Abstract

A status report is provided on the architecture and programming of a family of concurrent computers that are organized as ensembles of small programmable computers called nodes, connected by a message-passing network, each with its own private memory. The architecture of the multicomputer is described and contrasted with that of the shared-memory multiprocessor, and the concept of grain size (which depends on the size of the individual memories) is explained. Medium-grain and fine-grain multicomputers, with nodes containing megabytes and tens of kilobytes of memory, respectively, are examined, and their programming is discussed.

Keywords

This publication has 5 references indexed in Scilit:

Deadlock-Free Message Routing in Multiprocessor Interconnection Networks
IEEE Transactions on Computers, 1987
A VLSI Architecture for Concurrent Data Structures
Published by Springer Nature ,1987
Actors
Published by MIT Press ,1986
The cosmic cube
Communications of the ACM, 1985
Concurrent VLSI Architectures
IEEE Transactions on Computers, 1984