A table lookup FET model for accurate analog circuit simulation
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (2) , 324-335
- https://doi.org/10.1109/43.205011
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Table models for device modellingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Polynomial splines for MOSFET model approximationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- An MOS transistor charge model for VLSI designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- BSIM: Berkeley short-channel IGFET model for MOS transistorsIEEE Journal of Solid-State Circuits, 1987
- Table Lookup MOSFET Capacitance Model for Short-Channel DevicesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Modeling MOS VLSI circuits for transient analysisIEEE Journal of Solid-State Circuits, 1986
- Table Look-Up MOSFET Modeling System Using a 2-D Device Simulator and Monotonic Piecewise Cubic InterpolationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- An Investigation of the Charge Conservation Problem for MOSFET Circuit SimulationIEEE Journal of Solid-State Circuits, 1983
- Three-dimensional table look-up MOSFET model for precise circuit simulationIEEE Journal of Solid-State Circuits, 1982
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975