Abstract
A new switched-current analogue memory is presented which is addressable and optimised for speed and power. The memory cell is based on the well-known basic current copier with performances enhanced by suppressing the static current source and adding other elements. The speed requirements are achieved by using cascode transistors to drive currents on the read and write buses.

This publication has 5 references indexed in Scilit: