Demonstrating Real-time JPEG Image Compression-Decompression using Standard Component IP Cores on a Programmable Logic based Platform for DSP and Image Processing

This publication has 7 references indexed in Scilit:

• Rapid design of discrete cosine transform cores
  Published by Institution of Engineering and Technology (IET) ,1998
• A single chip motion JPEG codec LSI
  IEEE Transactions on Consumer Electronics, 1997
• Hierarchical VHDL libraries for DSP ASIC design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Development of low power MPEG1/JPEG encode/decode IC
  IEEE Transactions on Consumer Electronics, 1997
• Image and Video Compression Standards
  Published by Springer Nature ,1997
• Behavioral Synthesis and Component Reuse with VHDL
  Published by Springer Nature ,1997
• JAGUAR: a fully pipelined VLSI architecture for JPEG image compression standard
  Proceedings of the IEEE, 1995