Placement Benchmarks for 3-D VLSI
- 1 January 2000
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Multilevel Hypergraph Partitioning: Application In Vlsi DomainPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Rothko: a three-dimensional FPGAIEEE Design & Test of Computers, 1998
- Routing in a three-dimensional chipIEEE Transactions on Computers, 1995
- VLSI cell placement techniquesACM Computing Surveys, 1991
- Three-Dimensional Circuit LayoutsSIAM Journal on Computing, 1986
- On Steiner’s Problem with Rectilinear DistanceSIAM Journal on Applied Mathematics, 1966