Comparison of MOSFET logic circuits
- 1 October 1973
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 8 (5) , 348-355
- https://doi.org/10.1109/JSSC.1973.1050416
Abstract
Linear load, depletion-mode load, four-phase dynamic, and complementary MOSFET logic circuits are compared on the basis of power, delay, and density for two specific master slice layouts. The circuits were designed in a common technology base, and normalized power and delay characteristics were calculated by simulation. Chips of 1280 circuits were designed in images having one and two layers of metal, and power versus delay curves were calculated. The effect of an insulating substrate was also considered.Keywords
This publication has 5 references indexed in Scilit:
- Accurate metallization capacitances for integrated circuits and packagesIEEE Journal of Solid-State Circuits, 1973
- Design of micron MOS switching devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1972
- Silicon-on-Sapphire Complementary MOS Memory CellsIEEE Journal of Solid-State Circuits, 1967
- Large Scale Integration of MOS Complex Logic: A Layout MethodIEEE Journal of Solid-State Circuits, 1967
- Nanowatt logic using field-effect metal-oxide semiconductor triodesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1963