A 50 ns video signal processor
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 168-169,
- https://doi.org/10.1109/isscc.1989.48245
Abstract
A 50-ns CMOS DSP (digital signal processor) with enhanced parallel architecture suited for video signal processing is reported. It has significant performance advantages, especially for video codecs in ISDN (integrated services digital network) video communication, is based on a 24-b fixed-point architecture, and operates in a five-stage pipeline (instruction-fetch, instruction-decode, source-data-transfer, execution, and destination-data-transfer). It contains 538 k transistors and typically consumes 1.4 W at an instruction cycle rate of 50 ns. The DSP was fabricated in a 1.0- mu m double-metal CMOS technology. Computation speed for the several coding procedures is approximately 3 to 10 times faster than that of traditional DSPs. A 64-kb/s video codec can be implemented with four or five DSPs for full common-source-interface-formats (CSIF) mode and one or two DSPs for 1/4 CSIF mode.<>Keywords
This publication has 2 references indexed in Scilit:
- A 20-ns CMOS micro DSP core for video-signal processingIEEE Journal of Solid-State Circuits, 1988
- A realtime microprogrammable video signal LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987