Adaptive logic circuits for digital stochastic computers

Abstract
A theoretical and experimental investigation of adaptive logic elements suitable for use as an output interface for digital stochastic computers is presented. An adaptive digital element using a binary rate multiplier is demonstrated to provide a significant improvement in accuracy without reduction in bandwidth characteristics.

This publication has 0 references indexed in Scilit: