VLSI Circuit Analysis, Timing Verification and Optimization

This publication has 7 references indexed in Scilit:

• An algorithm for CMOS timing and area optimization
  IEEE Journal of Solid-State Circuits, 1984
• Circuit analysis, logic simulation, and design verification for VLSI
  Proceedings of the IEEE, 1983
• The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
• Macro Generation Algorithms for LSI Custom Chip Design
  IBM Journal of Research and Development, 1980
• Delay-time optimization for driving and sensing of signals on high-capacitance paths of VLSI systems
  IEEE Transactions on Electron Devices, 1979
• Computation of delay time sensitivities for use in time domain optimization
  IEEE Transactions on Circuits and Systems, 1975
• Techniques for the optimal design and synthesis of switching circuits
  Proceedings of the IEEE, 1967