An analysis of latch-up prevention in CMOS IC's using an epitaxial-buried layer process

Publisher Website

1 January 1978

proceedings article
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/iedm.1978.189394

Abstract

No abstract available

Keywords

Cited by 36 articles