Extended BDDs: Trading of canonicity for structure in verification algorithms

This publication has 10 references indexed in Scilit:

• New ATPG techniques for logic optimization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Probabilistic design verification
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• ATPG aspects of FSM verification
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Finding the optimal variable ordering for binary decision diagrams
  IEEE Transactions on Computers, 1990
• Efficient implementation of a BDD package
  Published by Association for Computing Machinery (ACM) ,1990
• Logic verification algorithms and their parallel implementation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Verification algorithms for VLSI synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Representation of Switching Circuits by Binary-Decision Programs
  Bell System Technical Journal, 1959