A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects

Publisher Website

11 November 2002

proceedings article
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/iedm.2000.904383

Abstract

No abstract available

Keywords

This publication has 0 references indexed in Scilit: