Building a high-performance, programmable secure coprocessor
- 1 April 1999
- journal article
- Published by Elsevier in Computer Networks
- Vol. 31 (8) , 831-860
- https://doi.org/10.1016/s1389-1286(98)00019-x
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- An evaluation system for the physical security of computing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A secure and reliable bootstrap architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Using a high-performance, programmable secure coprocessorPublished by Springer Nature ,1998
- Low cost attacks on tamper resistant devicesPublished by Springer Nature ,1998
- The Dark Side of “Black-Box” Cryptography or: Should We Trust Capstone?Published by Springer Nature ,1996
- BITS: a smartcard protected operating systemCommunications of the ACM, 1994
- Transaction Security SystemIBM Systems Journal, 1991
- Physical Security for the μABYSS SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A lattice model of secure information flowCommunications of the ACM, 1976
- A hardware architecture for implementing protection ringsCommunications of the ACM, 1972