Power distribution system design methodology and capacitor selection for modern CMOS technology
- 1 August 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Advanced Packaging
- Vol. 22 (3) , 284-291
- https://doi.org/10.1109/6040.784476
Abstract
Power systems for modern complementary metal-oxide-semiconductor (CMOS) technology are becoming harder to design. One design methodology is to identify a target impedance to be met across a broad frequency range and specify components to meet that impedance. The impedance versus frequency profiles of the power distribution system components including the voltage regulator module, bulk decoupling capacitors and high frequency ceramic capacitors are defined and reduced to simulation program with integrated circuit emphasis (SPICE) models. A sufficient number of capacitors are placed in parallel to meet the target impedance. Ceramic capacitor equivalent series resistance (ESR) and ESL are extremely important parameters in determining how many capacitors are required. SPICE models are then analyzed in the time domain to find the response to load transients.Keywords
This publication has 5 references indexed in Scilit:
- Decoupling capacitor calculations for CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Modeling and simulation of thin film decoupling capacitorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ESR and ESL of ceramic capacitor applied to decoupling applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Packaging and power distribution design considerations for a Sun Microsystems desktop workstationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systemsIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1998