Systolic architectures for radar CFAR detectors
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1025-1028
- https://doi.org/10.1109/icassp.1990.116069
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Efficient systolic array implementations of digital filteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Asymptotically optimal detection in incompletely characterized non-Gaussian noiseIEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
- Radar Detection of Correlated Targets in ClutterIEEE Transactions on Aerospace and Electronic Systems, 1986
- Performance Analysis of the Censored Mean-Level DetectorIEEE Transactions on Aerospace and Electronic Systems, 1986
- Why systolic architectures?Computer, 1982
- Adaptive Detection Algorithms for Multiple-Target SituationsIEEE Transactions on Aerospace and Electronic Systems, 1977