Minimizing stand-by leakage power in static CMOS circuits
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- Technology mapping for standard-cell generatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A gate-level leakage power reduction method for ultra-low-power CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Maximum leakage power estimation for CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- Test pattern generation using Boolean satisfiabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Randomized rounding: A technique for provably good algorithms and algorithmic proofsCombinatorica, 1987