A VLSI architecture for a pel recursive motion estimation algorithm
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 36 (10) , 1291-1300
- https://doi.org/10.1109/31.44345
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Image Sequence Compression Using a Pel-Recursive Motion-Compensated TechniqueIEEE Journal on Selected Areas in Communications, 1987
- Architectures for VLSI implementation movement-compensated video processorsIEEE Transactions on Circuits and Systems, 1986
- VLSI Array processorsIEEE ASSP Magazine, 1985
- Space-Time Domain Expansion Approach to VLSI and Its Application to Hierarchical Scene MatchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Advances in picture codingProceedings of the IEEE, 1985
- Noise Reduction in Image Sequences Using Motion-Compensated Temporal FilteringIEEE Transactions on Communications, 1984
- On supercomputing with systolic/wavefront array processorsProceedings of the IEEE, 1984
- Coding of Video Signals at 50 Kb/s using Motion Compensation TechniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- VLSI implementation of parallel Kalman filtersPublished by American Institute of Aeronautics and Astronautics (AIAA) ,1982
- Why systolic architectures?Computer, 1982