Speeding up Hardware Evolution: A Coprocessor for Evolutionary Algorithms
- 24 June 2003
- book chapter
- Published by Springer Nature
- p. 274-285
- https://doi.org/10.1007/3-540-36553-2_25
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Intrinsic evolution of quasi DC solutions for transistor level analog electronic circuits using a CMOS FPTA chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Evolving circuits in seconds: experiments with a stand-alone board-level evolvable systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Towards an artificial neural network frameworkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An integrated mixed-mode neural network architecture for megasynapse ANNsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A High-Performance, Pipelined, FPGA-Based Genetic Algorithm MachineGenetic Programming and Evolvable Machines, 2001