High-voltage accumulation-layer UMOSFET's in 4H-SiC
- 1 December 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 19 (12) , 487-489
- https://doi.org/10.1109/55.735755
Abstract
A novel silicon carbide UMOSFET structure is reported. This device incorporates two new features: a self-aligned p-type implantation in the bottom of the trench that reduces the electric field in the trench oxide, and an n-type epilayer under the p-base to promote lateral current spreading into the drift region. This UMOS structure is capable of supporting the full blocking voltage of the pn junction while keeping the electric field in the gate oxide below 4 MV/cm. An accumulation channel is formed on the sidewalls of the trench by epigrowth, and the gate oxide is produced by a polysilicon oxidation process, resulting in a uniform oxide thickness over both the sidewalls and bottom of the trench. The fabricated 4H-SiC devices have a blocking voltage of 1400 V (10 /spl mu/m drift region), a specific on-resistance of 15.7 m/spl Omega/-cm/sup 2/ at room temperature, and a gate oxide field of 3 MV/cm.Keywords
This publication has 6 references indexed in Scilit:
- Vital Issues for SiC Power DevicesMaterials Science Forum, 1998
- The planar 6H-SiC ACCUFET: a new high-voltage power MOSFET structureIEEE Electron Device Letters, 1997
- SiC Integrated MOSFETsPhysica Status Solidi (a), 1997
- Metal–oxide–semiconductor capacitors formed by oxidation of polycrystalline silicon on SiCApplied Physics Letters, 1997
- High-voltage double-implanted power MOSFET's in 6H-SiCIEEE Electron Device Letters, 1997
- Power semiconductor device figure of merit for high-frequency applicationsIEEE Electron Device Letters, 1989