Analysis and design of negative impedance LC oscillators using bipolar transistors

3 November 2003

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers

Vol. 50 (11) , 1461-1464
https://doi.org/10.1109/tcsi.2003.818617

Abstract

This paper provides an analysis on how the application of emitter degeneration increases the oscillation frequency while improving the output phase noise and tuning range of LC oscillators designed using bipolar transistors. Design methodology, simulation results and circuit examples for LC oscillators employing this technique are given.

Keywords

This publication has 6 references indexed in Scilit:

A 9.8-11.5-GHz quadrature ring oscillator for optical receivers
IEEE Journal of Solid-State Circuits, 2002
A general theory of phase noise in electrical oscillators
IEEE Journal of Solid-State Circuits, 1998
A 2-V 2-GHz BJT variable frequency oscillator
IEEE Journal of Solid-State Circuits, 1998
A 6 GHz 68 mW BiCMOS phase-locked loop
IEEE Journal of Solid-State Circuits, 1994
A 155-MHz clock recovery delay- and phase-locked loop
IEEE Journal of Solid-State Circuits, 1992
A simple model of feedback oscillator noise spectrum
Proceedings of the IEEE, 1966