Systolic implementations for deconvolution, DFT and FFT
- 1 January 1985
- journal article
- Published by Institution of Engineering and Technology (IET) in IEE Proceedings F Communications, Radar and Signal Processing
- Vol. 132 (6) , 466-472
- https://doi.org/10.1049/ip-f-1.1985.0087
Abstract
The paper presents a number of systolic configurations for computing deconvolutions and discrete Fourier transformations. Two approaches to deconvolution are considered: a time-domain approach, which is based on a systolic inversion of an associated Toeplitz matrix, generated by a wavefront propagation of the known system response, while the other approach, which is in the frequency domain, utilises systolic discrete Fourier transform (DFT) and fast Fourier transform (FFT) processors. The latter employs a systolic elevator concept, which circumvents the traditional need for global communications in the FFT. Aspects of hardware implementation and speed trade-offs are also discussed.Keywords
This publication has 0 references indexed in Scilit: