Trace processors: moving to fourth-generation microarchitectures
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 30 (9) , 68-74
- https://doi.org/10.1109/2.612251
Abstract
This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holderKeywords
This publication has 6 references indexed in Scilit:
- Exceeding the dataflow limit via value predictionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Trace cache: a low latency approach to high bandwidth instruction fetchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Control flow speculation in multiscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ARB: a hardware mechanism for dynamic reordering of memory referencesIEEE Transactions on Computers, 1996
- Multiscalar processorsPublished by Association for Computing Machinery (ACM) ,1995
- Hardware Support For Large Atomic Units in Dynamically Scheduled MachinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988