Optimization of the PLA Area
- 1 January 1981
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A method to reduce the area of the PLA's is presented. Two steps are considered : the permutation of the minterms (columns) and the compacting of the PLA. The method is illustrated on the NMOS technology.Keywords
This publication has 0 references indexed in Scilit: