A general circuit topology of multilevel inverter
Top Cited Papers
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A generalized circuit topology of multilevel voltage source inverters which is based on a direct extension of the three-level inverter to higher level is proposed. The circuit topologies up to five-level are presented. The proposed multilevel inverter can realize any multilevel pulsewidth modulation (PWM) scheme which leads to harmonic reduction and provides full utilization of semiconductor devices like GTOs, especially in the high power range where high voltage can be applied. The capacitor voltage balancing problem is discussed and a circuit remedy for such a problem is given.Keywords
This publication has 3 references indexed in Scilit:
- High performance current control techniques for applications to multilevel high power voltage source invertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Megawatt GTO-inverter with three-level PWM control and regenerative snubber circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Generalized Structure of a Multilevel PWM InverterIEEE Transactions on Industry Applications, 1983