A new parallel adaptive digital filter architecture for high speed digital subscriber line application
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1997-2001 vol.3
- https://doi.org/10.1109/glocom.1991.188709
Abstract
A new adaptive digital filter architecture for parallel output and update computations and its application to a high-speed digital subscriber line (HDSL) equalizer prototype are described. This architecture uses an output/update multiply-accumulate (MAC) pair to compute a finite impulse response (FIR) filter output in parallel with the updating of the filter taps via the leaky LMS algorithm. The MAC pair architecture provides a more efficient structure for adaptive filtering than would the use of its two processors in a normal serial LMS implementation. A second level of parallelism allows the use of multiple MAC pairs to implement long adaptive FIR filters. The viability of this architecture is demonstrated through experimental results obtained for a 800-kb/s HDSL equalizer research prototype.Keywords
This publication has 5 references indexed in Scilit:
- The LMS algorithm with delayed coefficient adaptationIEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
- The Tap-Leakage Algorithm: An Algorithm for the Stable Operation of a Digitally Implemented, Fractionally Spaced Adaptive EqualizerBell System Technical Journal, 1982
- Fractionally-Spaced Equalization: An Improved Digital Transversal EqualizerBell System Technical Journal, 1981
- Decision feedback equalizationProceedings of the IEEE, 1979
- Automatic equalization for digital communicationProceedings of the IEEE, 1965