A single-chip CMOS PCM codec with filters
- 1 August 1981
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 16 (4) , 308-315
- https://doi.org/10.1109/JSSC.1981.1051594
Abstract
A complete PCM codec using charge redistribution and switched-capacitor techniques will be described. The device is implemented in a two-level polysilicon CMOS technology using 23.4 mm/SUP 2/ of active area. It features all the required transmission filters needed for telephony, two on-chip voltage references, TTL compatible digital interfaces, and low-power dissipation. The architecture of the chip allows asynchronous operation, a variable PCM data rate from 100 kbit/s to 4.096 Mbit/s, /spl mu//A law operation via pin selection, and gain selection at either of two levels in each direction.Keywords
This publication has 8 references indexed in Scilit:
- A single-chip CMOS PCM CODEC with filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A Family of Active Switched Capacitor Biquad Building BlocksBell System Technical Journal, 1979
- The D4 channel bank codecIEEE Transactions on Circuits and Systems, 1978
- Fully-integrated high-order NMOS sampled-data ladder filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Sampled analog filtering using switched capacitors as resistor equivalentsIEEE Journal of Solid-State Circuits, 1977
- All-MOS charge redistribution analog-to-digital conversion techniques. IIEEE Journal of Solid-State Circuits, 1975
- RC Active Filters for the D3 Channel BankBell System Technical Journal, 1975
- Analog sample-data filtersIEEE Journal of Solid-State Circuits, 1972