Timing Analysis for nMOS VLSI
- 1 January 1983
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 0738100X,p. 411-418
- https://doi.org/10.1109/dac.1983.1585685
Abstract
TV and IA are timing analysis programs for nMOS VLSI designs. Based on the circuit obtained from existing circuit extractors, TV determines the minimum clock duty and cycle times. It calculates the direction of signal flow through all transistors before the timing analysis is performed. The timing analysis is breadth-first (block-oriented) and pattern independent, using the values stable, rise, fall, as well as information about clock qualification. TV has fast running time, small user input requirements, and the ability to offer the user valuable advice. IA (TV's Interactive Advisor) allows the user to quickly experiment with ways to increase circuit performance. Several delay models can be used; when compared to circuit simulation and fabricated chips, accuracies within 20% for most critical paths have been achieved.Keywords
This publication has 7 references indexed in Scilit:
- TV: An nMOS Timing AnalyzerPublished by Springer Nature ,1983
- Crystal: A Timing Analyzer for nMOS VLSI CircuitsPublished by Springer Nature ,1983
- Design of a High Performance VLSI ProcessorPublished by Springer Nature ,1983
- The Geometry EnginePublished by Association for Computing Machinery (ACM) ,1982
- Timing Verification and the Timing Analysis ProgramPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- MIPS: A VLSI Processor ArchitecturePublished by Springer Nature ,1981
- Signal Delay in RC Tree NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981