An Easily Testable Design of Programmable Logic Arrays for Multiple Faults
- 1 November 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-32 (11) , 1038-1046
- https://doi.org/10.1109/TC.1983.1676154
Abstract
In this paper, the problem of fault detection for multiple faults in programmable logic arrays (PLA's) is discussed. An easily testable design of PLA's has been proposed which has the following properties: 1) for a PLA with n inputs, m product terms, there exists a test set such that the test patterns do not depend on the function realized by the PLA; 2) the number of tests to detect multiple stuck type and cross point faults is m(2n + 1) + 4n + 4; 3) the number of additional pins for the testable design is 3; 4) the design philosophy is compatible with the built-in-testing approaches.Keywords
This publication has 7 references indexed in Scilit:
- An Easily Testable Design of Programmable Logic Arrays for Multiple FaultsIEEE Transactions on Computers, 1983
- Multiple Fault Detection in Programmable Logic ArraysIEEE Transactions on Computers, 1980
- Detection of Faults in Programmable Logic ArraysIEEE Transactions on Computers, 1979
- Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)IEEE Transactions on Computers, 1979
- Diagnosis of Faults in Linear Tree NetworksIEEE Transactions on Computers, 1977
- Fault Detecting Test Sets for Reed-Muller Canonic NetworksIEEE Transactions on Computers, 1975
- An Introduction to Array LogicIBM Journal of Research and Development, 1975