Verifying IP-core based system-on-chip designs

This publication has 5 references indexed in Scilit:

• Sequential circuit verification using symbolic model checking
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Formalization and Proof of a Solution to the PCI 2.1 Bus Transaction Ordering Problem
  Published by Springer Nature ,1998
• Computer-Aided Verification
  Published by Springer Nature ,1993
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Automatic verification of finite-state concurrent systems using temporal logic specifications
  ACM Transactions on Programming Languages and Systems, 1986