Pipelined memory shared buffer for VLSI switches

This publication has 15 references indexed in Scilit:

• A flexible shared-buffer switch for ATM at Gbs rates
  Computer Networks and ISDN Systems, 1995
• Two-dimensional round-robin schedulers for packet switches with multiple input queues
  IEEE/ACM Transactions on Networking, 1994
• High-speed switch scheduling for local-area networks
  ACM Transactions on Computer Systems, 1993
• Analysis of input and output queueing for nonblocking ATM switches
  IEEE/ACM Transactions on Networking, 1993
• Symmetric crossbar arbiters for VLSI communication switches
  IEEE Transactions on Parallel and Distributed Systems, 1993
• 32*32 shared buffer type ATM switch VLSIs for B-ISDNs
  IEEE Journal on Selected Areas in Communications, 1991
• A one-chip scalable 8*8 ATM switch LSI employing shared buffer architecture
  IEEE Journal on Selected Areas in Communications, 1991
• Weighted round-robin cell multiplexing in a general-purpose ATM switch chip
  IEEE Journal on Selected Areas in Communications, 1991
• The design of nectar: a network backplane for heterogeneous multicomputers
  ACM SIGARCH Computer Architecture News, 1989
• The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching
  IEEE Journal on Selected Areas in Communications, 1987