A correctness model for pipelined microprocessors
- 1 January 1995
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Reverification of a microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reasoning about pipelines with structural hazardsPublished by Springer Nature ,1995
- Formal verification of a pipelined microprocessorIEEE Software, 1990
- Microprocessor design verificationJournal of Automated Reasoning, 1989
- Abstraction Mechanisms for Hardware VerificationPublished by Springer Nature ,1988
- Formal Verification and Implementation of a MicroprocessorPublished by Springer Nature ,1988
- HOL: A Proof Generating System for Higher-Order LogicPublished by Springer Nature ,1988
- A Proof of Correctness of the Viper Microprocessor: The First LevelPublished by Springer Nature ,1988
- Formal specification and documentation of microprocessor instruction setsMicroprocessing and Microprogramming, 1987
- A formulation of the simple theory of typesThe Journal of Symbolic Logic, 1940