Fast Execution of Loops with IF Statements
- 1 November 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-33 (11) , 1030-1033
- https://doi.org/10.1109/TC.1984.1676377
Abstract
A parallel method of execution for a certain class of loops containing IF statements is described. We replace a given loop by an equivalent set of five loops, four of which are vectorizable; the fifth loop is executed in hardware as a Boolean recurrence. The proposed architecture handles all loops that produce recurrences with order ≤m, a hardware parameter.Keywords
This publication has 3 references indexed in Scilit:
- A Regular Layout for Parallel AddersIEEE Transactions on Computers, 1982
- Parallel Prefix ComputationJournal of the ACM, 1980
- Time and Parallel Processor Bounds for Fortran-Like LoopsIEEE Transactions on Computers, 1979