A CMOS low-noise and low-power charge sampling integrated circuit for capacitive detector/sensor interfaces
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 30 (2) , 110-119
- https://doi.org/10.1109/4.341737
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- ICON, a current mode preamplifier in CMOS technology for use with high rate particle detectorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analytical and experimental studies of thermal noise in MOSFET'sIEEE Transactions on Electron Devices, 1994
- Design of an advanced readout chip for silicon strip detectorsIEEE Transactions on Nuclear Science, 1993
- Noise spectral density measurements of a radiation hardened CMOS process in the weak and moderate inversionIEEE Transactions on Nuclear Science, 1992
- Design Principles of Detectors at Colliding BeamsAnnual Review of Nuclear and Particle Science, 1986
- High-frequency noise measurements on FET's with small dimensionsIEEE Transactions on Electron Devices, 1986