Analytical approach to sizing nFET chains

Abstract
An analytical approach to sizing nFET chains is presented. The technique is based on empirical observations of time constants in the classical RC delay model, and on a technology parameter determined from SPICE simulations. The technique allows a delay/area curve to be easily obtained, allowing tradeoff decisions by the circuit designer.

This publication has 0 references indexed in Scilit: