Programmable analog vector-matrix multipliers

This publication has 12 references indexed in Scilit:

• A programmable analog neural network chip
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Programmable vector-matrix multipliers for artificial neural networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Cascadable 32*32 vector-matrix multiplier for artificial neural networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Design of parallel hardware neural network systems from custom analog VLSI 'building block' chips
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Architecture for large microelectronic supervised learning artificial neural networks using a hybrid digital-analog approach
  Neural Networks, 1988
• A ±5-V CMOS analog multiplier
  IEEE Journal of Solid-State Circuits, 1987
• Analogue circuits for variable-synapse electronic neural networks
  Electronics Letters, 1987
• A CMOS associative memory chip based on neural networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• A 20-V four-quadrant CMOS analog multiplier
  IEEE Journal of Solid-State Circuits, 1985
• A four-quadrant NMOS analog multiplier
  IEEE Journal of Solid-State Circuits, 1982