Use of multiplier blocks to reduce filter complexity
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Use of minimum-adder multiplier blocks in FIR digital filtersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995
- Applications of simulated annealing for the design of special digital filtersIEEE Transactions on Signal Processing, 1992
- Primitive operator digital filtersIEE Proceedings G Circuits, Devices and Systems, 1991
- Some efficient digital prefilter structuresIEEE Transactions on Circuits and Systems, 1984
- Discrete coefficient FIR digital filter design based upon an LMS criteriaIEEE Transactions on Circuits and Systems, 1983
- FIR filter design over a discrete powers-of-two coefficient spaceIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- Comparison of optimal and local search methods for designing finite wordlength FIR digital filtersIEEE Transactions on Circuits and Systems, 1981