The effect of logic block complexity on area of programmable gate arrays
- 1 January 1989
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 5.3/1-5.3/5
- https://doi.org/10.1109/cicc.1989.56691
Abstract
The authors explore the tradeoff between the area of a programmable gate array (PGA) and the functionality of its logic block. A set of industrial circuits is implemented as PGAs using tools for technology mapping, placement, and routing. A simple model allows the exploration of a range of programming technologies and accounts for the area required by wiring. Experiments indicate that for combinational logic blocks implemented using lookup tables, the best number of inputs to use is between three and four, and that a D flip-flop should always be included in the logic block. These results are independent of the programming technologyKeywords
This publication has 4 references indexed in Scilit:
- LocusRoute: a parallel global router for standard cellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 9000-gate user-programmable gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A CMOS electrically configurable gate arrayIEEE Journal of Solid-State Circuits, 1989
- An experimental 512-bit nonvolatile memory with ferroelectric storage cellIEEE Journal of Solid-State Circuits, 1988