Issues in multi-level cache designs
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Due to the rapid growth of processor speeds and the expansion of the application base, multi-level cache hierarchies are becoming more important for microprocessor systems. One classical technique in designing multi-level caches is the subset-rule, with which the cache contents at one level of a hierarchy are maintained as a subset of the next level of the hierarchy. A major benefit of the subset-rule is its conceptual simplicity for cache coherence control. However, in certain systems, conventional subset management may result in higher hardware costs or in unexpected performance losses. In this paper, we investigate these aspects through simulations for a multiprocessor environment. Several alternatives to the conventional subset approach are proposed and evaluated. We also examine some new techniques for managing coherence information at lower costs when very large caches are involved.Keywords
This publication has 6 references indexed in Scilit:
- On the inclusion properties for multi-level cache hierarchiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical cache/bus architecture for shared memory multiprocessorsPublished by Association for Computing Machinery (ACM) ,1987
- The IBM 3090 system: An overviewIBM Systems Journal, 1986
- Cache MemoriesACM Computing Surveys, 1982
- A New Solution to Coherence Problems in Multicache SystemsIEEE Transactions on Computers, 1978
- Cache system design in the tightly coupled multiprocessor systemPublished by Association for Computing Machinery (ACM) ,1976