Stray-insensitive sample-delay-hold buffers for high-frequency switched-capacitor filters
- 1 January 1991
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1665-1668 vol.3
- https://doi.org/10.1109/iscas.1991.176716
Abstract
Two high-frequency switched-capacitor sample-delay-hold (SDH) buffers are presented. The circuits provide a correct transition from the continuous-time to the discrete-time domain or vice versa. Experimental results show an excellent frequency behavior for clock frequencies up to 25 MHz.Keywords
This publication has 3 references indexed in Scilit:
- A 3.6-MHz cutoff frequency CMOS elliptic low-pass switched-capacitor ladder filter for video communicationIEEE Journal of Solid-State Circuits, 1987
- Parasitic Insensitive, Biphase Switched Capacitor Filters Realized With One Operational Amplifier Per Pole PairBell System Technical Journal, 1982
- Considerations for high-frequency switched-capacitor ladder filtersIEEE Transactions on Circuits and Systems, 1980