A scarce-state-transition Viterbi-decoder VLSI for bit error correction

This publication has 9 references indexed in Scilit:

• A single-chip 80-bit floating point processor
  IEEE Journal of Solid-State Circuits, 1985
• An Integrated Modular and Standard Cell VLSI Design Approach
  IEEE Journal of Solid-State Circuits, 1985
• CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• New syndrome decoding techniques for the (n,k) convolutional codes
  IEE Proceedings F Communications, Radar and Signal Processing, 1984
• A monolithic CMOS maximum-likelihood convolutional decoder for digital communication systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• Hierarchical top-down layout design method for VLSI chip
  Published by Association for Computing Machinery (ACM) ,1982
• Syndrome Decoding of Binary Rate-1/2 Convolutional Codes
  IEEE Transactions on Communications, 1976
• Convolutional Codes and Their Performance in Communication Systems
  IEEE Transactions on Communication Technology, 1971
• Viterbi Decoding for Satellite and Space Communication
  IEEE Transactions on Communication Technology, 1971