A prescriptive formal model for data-path hardware
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (2) , 158-184
- https://doi.org/10.1109/43.124396
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Manual rescheduling and incremental repair of register-level datapathsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Formal specification and verification of hardware: a comparative case studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CORAL II: linking behavior and structure in an IC design systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Feedback-driven datapath optimization in FasoltPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Electrical debugging of synchronous MOS VLSI circuits exploiting analysis of the intended logic behaviourPublished by Association for Computing Machinery (ACM) ,1989
- An interactive tool for register-level structure optimizationPublished by Association for Computing Machinery (ACM) ,1989
- Linking the Behavioral and Structural Domains of Representation in a Synthesis SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital LogicIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- A Method of Automatic Data Path SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A formal method for computer design verificationPublished by Association for Computing Machinery (ACM) ,1982