Modeling and estimation of failure probability due to parameter variations in nano-scale SRAMs for yield enhancement
- 26 October 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper we have analyzed and modeled the failure probabilities (access time failure, read/write stability failure, and hold stability failure in the stand-by mode) of SRAM cells due to process parameter variations. A method to predict the yield of a memory chip designed with a cell is proposed based on the cell failure probability. The developed method can be used in the early stage of a design cycle to optimize the design for yield enhancement.Keywords
This publication has 2 references indexed in Scilit:
- Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modelingPublished by Association for Computing Machinery (ACM) ,2003
- Design of High-Performance Microprocessor CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000