A 1 V 0.9 mW at 100 MHz 2 k×16 b SRAM utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25 μm dual-Vt CMOS

This publication has 4 references indexed in Scilit:

• Techniques to reduce power in fast wide memories [CMOS SRAMs]
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A Charge Tramfer Amplifier And Am Encoded Bus Aditectum For Low Power SRAM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Trends in low-power RAM circuit technologies
  Proceedings of the IEEE, 1995
• An asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ULSI's
  IEEE Journal of Solid-State Circuits, 1995