A WE-DSP32 based, low-cost, high-performance, synchronous multiprocessor for cyclo-static implementations
- 24 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 12, 1899-1902
- https://doi.org/10.1109/icassp.1987.1169340
Abstract
This paper describes a synchronous multiprocessor system based on the AT&T WE-DSP32 floating-point digital signal processor chip. This system has been specifically designed so that it can support cyclo-static realizations, and will be programmed using existing cyclo-static compilers. This paper discusses the improvements in device architecture which would be required if fully optimal cyclo-static realizations were to be possible.Keywords
This publication has 5 references indexed in Scilit:
- A topological sorting and loop cleansing algorithm for a constrained MIMD compiler of shift-invariant flow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The optimal synchronous cyclo-static array: A multiprocessor supercomputer for digital signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An SSIMD compiler for the implementation of linear shift-invariant flow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Cyclo-static multiprocessor scheduling for the optimal realization of shift-invariant flow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The maximum sampling rate of digital filters under hardware speed constraintsIEEE Transactions on Circuits and Systems, 1981