The Scalable Coherent Interface and related standards projects
- 1 February 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 12 (1) , 10-22
- https://doi.org/10.1109/40.124376
Abstract
The Scalable Coherent Interface (SCI) (IEEE P1596), which provides bus services by transmitting packets on a collection of point-to-point unidirectional links, is described. Its protocols support cache coherence in a distributed shared-memory multiprocessor model, with message passing, I/O, and LAN communication taking place over fiber optic or wire links. Several ongoing SCI-related projects that apply the SCI technology to new areas or extend it to more difficult problems are also described. Future plans are sketched.Keywords
This publication has 11 references indexed in Scilit:
- Scalable I/O architecture for busesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Scalable coherent interfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- RamLink: a high-bandwidth point-to-point memory architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Scalable Coherent InterfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The SCI Cache Coherence ProtocolPublished by Springer Nature ,1992
- Memory as a network abstractionIEEE Network, 1991
- Algorithms for scalable synchronization on shared-memory multiprocessorsACM Transactions on Computer Systems, 1991
- Synchronization without contentionPublished by Association for Computing Machinery (ACM) ,1991
- SCI (Scalable Coherent Interface) Cache CoherencePublished by Springer Nature ,1990
- IEEE P1596, a scalable coherent interface for gigabyte/sec multiprocessor applicationsIEEE Transactions on Nuclear Science, 1989