SAT-Based Image Computation with Application in Reachability Analysis

This publication has 16 references indexed in Scilit:

• Integrating a Boolean satisfiability checker and BDDs for combinational equivalence checking
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Symbolic Reachability Analysis Based on SAT-Solvers
  Published by Springer Nature ,2000
• Improving the efficiency of BDD-based operators by means of partitioning
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
• Tight integration of combinational verification methods
  Published by Association for Computing Machinery (ACM) ,1998
• VIS: A system for verification and synthesis
  Lecture Notes in Computer Science, 1996
• Symbolic model checking for sequential circuit verification
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Efficient model checking by automated ordering of transition relation partitions
  Published by Springer Nature ,1994
• Representing circuits more efficiently in symbolic model checking
  Published by Association for Computing Machinery (ACM) ,1991
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• A Computing Procedure for Quantification Theory
  Journal of the ACM, 1960