5-GHz CMOS radio transceiver front-end chipset
- 1 December 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (12) , 1927-1933
- https://doi.org/10.1109/4.890306
Abstract
Incorporating the direct-conversion architecture, a 5-GHz band radio transceiver front end chipset for wireless LAN applications is implemented in a 0.25-/spl mu/m CMOS technology. The 4-mm/sup 2/ 5.25-GHz receiver IC contains a low noise amplifier with 2.5-dB noise figure (NF) and 16-dB power gain, a receive mixer with 12.0 dB single sideband NF, 13.7-dB voltage gain, and -5 dBm input 1-dB compression point. The 2.7-mm/sup 2/ transmitter IC achieves an output 1-dB compression of -2.5 dBm at 5.7 GHz with 33.4-dB (image) sideband rejection by using an integrated quadrature voltage-controlled oscillator. Operating from a 3-V supply, the power consumptions for the receiver and transmitter are 114 and 120 mW, respectively.Keywords
This publication has 5 references indexed in Scilit:
- A 5.2 GHz 3.3 V I/Q SiGe RF transceiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 12.4 mW CMOS front-end for a 5 GHz wireless-LAN receiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 5 GHz-band BiCMOS up/down-converter chip for GMSK modulation wireless systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 5-GHz frequency-doubling quadrature modulator with a ring-type local oscillatorIEEE Journal of Solid-State Circuits, 1999
- Design considerations for direct-conversion receiversIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997