A dynamic three-state memory cell for high-density associative processors

This publication has 12 references indexed in Scilit:

• CCD/CMOS process for integrated image acquisition and early vision signal processing
  Published by SPIE-Intl Soc Optical Eng ,1990
• Benchmarking parallel image analysis systems
  Published by SPIE-Intl Soc Optical Eng ,1990
• A bit-serial VLSI array processing chip for image processing
  IEEE Journal of Solid-State Circuits, 1990
• The Pattern Addressable Memory: Hardware for Associative Processing
  Published by Springer Nature ,1989
• The image understanding architecture
  International Journal of Computer Vision, 1989
• A 9-kbit associative memory for high-speed parallel processing applications
  IEEE Journal of Solid-State Circuits, 1988
• Design, selection and implementation of a content-addressable memory for a VLSI CMOS chip architecture
  IEE Proceedings E Computers and Digital Techniques, 1988
• Dynamic cross-coupled bit-line content addressable memory cell for high-density arrays
  IEEE Journal of Solid-State Circuits, 1987
• Bit-Serial Parallel Processing Systems
  IEEE Transactions on Computers, 1982
• Low-cost associative memory
  IEEE Journal of Solid-State Circuits, 1972