A functional silicon compiler for high speed FIR digital filters
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1 (15206149) , 1329-1332
- https://doi.org/10.1109/icassp.1990.115625
Abstract
A functional compiler system for the implementation of high-speed finite impulse-response (FIR) digital filters on gate-array ICs is presented. The system is capable of implementing complex digital filters directly from frequency-domain specifications. Fast turnaround and sample rates in excess of 100 MHz are achieved by using a combination of architectural optimization and advanced 0.8- mu m BiCMOS gate-array technology. A 64-tap FIR digital filter synthesized using this new functional compiler system is presented. It has been fabricated and tested fully functional at a sample frequency of 100 MHz.<>Keywords
This publication has 5 references indexed in Scilit:
- Automatic synthesis of signal processing benchmark using the CATHEDRAL silicon compilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 100 MHz 64-tap FIR digital filter in a 0.8 mu m BiCMOS gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Computer-aided design of VLSI FIR filtersProceedings of the IEEE, 1987
- A silicon compiler for digital signal processing: Methodology, implementation, and applicationsProceedings of the IEEE, 1987
- Binary ArithmeticPublished by Elsevier ,1960